Industry News

432 core Occamy RISC-V chip has been streamed: equipped with 32GB HBM2E memory

Views : 49
Update time : 2023-05-10 09:29:39
        On May 9th, it was reported that the Occamy processor, supported by the European Space Agency and developed by engineers from the Federal Institute of Technology in Zurich and the University of Bologna, has now been taped. It uses two 216 32-bit RISC-V core chiplets, an unknown number of 64 bit FPUs, and two 16GB HBM2e memory from Micron.
 
 
        The core of this processor is interconnected through an intermediate layer, and a dual CPU can provide 0.75 FP64 TFLOPS performance and 6 FP8 TFLOPS computing power.
        The European Space Agency and its development partners did not disclose the power consumption of Occamy, but it is said that the chip uses passive cooling, which means it may be a low-power processor.
        One of the advantages of small chip design is that it can also add other small chips to the package in the future to accelerate certain workloads when needed. Each Occamy chip has 216 RISC-V cores and FPUs for matrix operations, with a total of approximately 1 billion transistors distributed on these 73mm2 small chips, manufactured based on lattice 14LPP.
        As a comparison, the Intel Alder Lake chip size is 163 mm2. In terms of performance, the Nvidia A30 GPU has 24GB HBM2 graphics memory and can provide Tensor TFLOPS of 5.2 FP64/10.3 FP64, as well as 330/660 (sparsity) INT8 TOPS.
        According to public sources, the Occamy CPU was mainly developed as part of the European Space Agency's EuPilot program and is one of the many chips that ESA is considering for space computing.
        It is reported that Occamy can perform simulation operations on FPGA, and this implementation has been tested on two AMD Xilinx Virtex UltraScale+HBM FPGAs and Virtex UltraScale+VCU1525 FPGAs.

 
Related News
Read More >>
AMD XC7K160T-2FFG676I - FPGAs: A Comprehensive Guide AMD XC7K160T-2FFG676I - FPGAs: A Comprehensive Guide
May .16.2025
The AMD XC7K160T - 2FFG676I, a member of the Kintex - 7 FPGA family, offers a compelling combination of features. It boasts a rich array of logic resources, allowing for the implementation of intricate digital designs, making it suitable for complex tasks
Cypress/Infineon CY7C028V-20AXI Memory: A Comprehensive Guide Cypress/Infineon CY7C028V-20AXI Memory: A Comprehensive Guide
May .14.2025
The Cypress/Infineon CY7C028V - 20AXI is a 3.3V, 64K×16 dual - port static random - access memory (SRAM). It features a 0.35 - micron CMOS process, enabling a balance between high - speed access (20 ns) and low power consumption (120 mA typical operating
LFXP2-30E-5FN484C LATTICE -FPGA: A Comprehensive Guide LFXP2-30E-5FN484C LATTICE -FPGA: A Comprehensive Guide
May .12.2025
The LATTICE LFXP2-30E-5FN484C is a Field-Programmable Gate Array (FPGA) based on the flexiFLASH architecture of the LatticeXP2 series. It adopts a 90nm process and has a core power supply voltage of 1.2V. With 29,000 logic units, it is rich in logic resou
Intel / Altera 5M160ZT100C5N - CPLDs: A Comprehensive Guide Intel / Altera 5M160ZT100C5N - CPLDs: A Comprehensive Guide
May .09.2025
The Intel/Altera 5M160ZT100C5N is a 100 - pin TQFP packaged CPLD. It has 160 logic elements, rich I/O resources with 79 user I/O pins supporting various standards. It features internal oscillator, user flash memory block, and is suitable for low - power,